Noise degradation system using Wiener filter andCORDIC based FFT/IFFT processor

Yasodai A¹, Ramprasad A V²

(1. Department of Electronics and Communication Engineering, Vickram College of Engineering,
Enathi, Tamilnadu 630561, India;
2. Department of Electronics and Communication Engineering, K L N College of Engineering,
Pottapalayam, Tamilnadu 630611, India)

Abstract:On augmentation of past work, an effective Wiener filter and its application for noise suppression combined with a formed CORDIC based FFT/IFFT processor with improved speed were executed. The pipelined methodology was embraced for expanding the execution of the system. The proposed Wiener filter was planned in such an approach to evacuate the iteration issues in ordinary Wiener filter. The division process was supplanted by a productive inverse and multiplication process in the proposed design. An enhanced design for matrix inverse with reduced computation complexity was executed. The wide-ranging framework processing was focused around IEEE-754 standard single precision floating point numbers. The Wiener filter and the entire system design was integrated and actualized on VIRTEX 5 FPGA stage and re-enacted to approve the results in Xilinx ISE 13.4. The results show that a productive decrease in power and area is developed by adjusting the proposed technique for speech signal noise degradation with latency of n/2 clock cycles and substantial throughput result per every 12 clock cycles for n-bit precision. The execution of proposed design is exposed to be 31.35% more effective than that of prevailing strategies.

Key words:Wiener filter; iterations; power spectrum; FFT/IFFT; floating point; noise suppression; speech enhancement; VLSI; speed; power; area