Design of logic process based low-power 512-bit EEPROM forUHF RFID tag chip

来源期刊:中南大学学报(英文版)2010年第5期

论文作者:金丽妍 LEE J H, HA P B KIM Y H

文章页码:1011 - 1020

Key words:electrically erasable programmable read-only memory (EEPROM); logic process; DC-DC converter; ring oscillator; sequential pumping scheme; dual oscillation period; radio frequency identification (RFID)

Abstract: A 512-bit EEPROM IP was designed by using just logic process based devices. To limit the voltages of the devices within 5.5 V, EEPROM core circuits, control gate (CG) and tunnel gate (TG) driving circuits, DC-DC converters: positive pumping voltage (VPP=4.75 V), negative pumping voltage (VNN=-4.75 V), and VNNL(=VNN/2) generation circuit were proposed. In addition, switching powers CG high voltage (CG_HV), CG low voltage (CG_LV), TG high voltage (TG_HV), TG low voltage (TG_LV), VNNL_CG and VNNL_TG switching circuit were supplied for the CG and TG driving circuit. Furthermore, a sequential pumping scheme and a new ring oscillator with a dual oscillation period were proposed. To reduce a power consumption of EEPROM in the write mode, the reference voltages VREF_VPP for VPP and VREE_VNN for VNN were used by dividing VDD (1.2 V) supply voltage supplied from the analog block in stead of removing the reference voltage generators. A voltage level detector using a capacitive divider as a low-power DC-DC converter design technique was proposed. The result shows that the power dissipation is 0.34 μW in the read mode, 13.76 μW in the program mode, and 13.66 μW in the erase mode.

有色金属在线官网  |   会议  |   在线投稿  |   购买纸书  |   科技图书馆

中南大学出版社 技术支持 版权声明   电话:0731-88830515 88830516   传真:0731-88710482   Email:administrator@cnnmol.com

互联网出版许可证:(署)网出证(京)字第342号   京ICP备17050991号-6      京公网安备11010802042557号